

JC14 Rec'd PCT/PTO 20 JUL 2005

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Eckhard Grass et al.

Attorney Docket No.: 536-009.23

Application No.: To be assigned  
(National Stage & PCT/EP2003/14959)  
Filed: Herewith

Group No.: To be assigned

Examiner: To be assigned

For: ASYNCHRONOUS WRAPPER FOR A GLOBALLY ASYNCHRONOUS, LOCALLY  
SYNCHRONOUS (GALS) CIRCUIT

Mail Stop PCT  
Attention: EO/US  
Director of the U.S. Patent & Trademark Office  
P.O. Box 1450  
Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT

Sir:

Applicant submits herewith references of which they are aware, which they believe may be material to the examination of this application and in respect of which they may have a duty to disclose in accordance with 37 CFR 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 CFR 1.56, it is not intended to constitute an admission that any document referred to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 CFR 1.97(g), the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined under 37 CFR 1.56(a) exists.

I hereby certify that this correspondence is being  
deposited with the United States Postal Service  
on the date shown below with sufficient postage  
as first class mail in an envelope addressed to:  
Commissioner for Patents, P.O. Box 1450,  
Alexandria, VA 22313-1450.

  
Sue Muro  
Date

This IDS is being submitted simultaneously with the request for entry into the U.S. national phase corresponding to PCT application number PCT/EP03/14959 having international filing date of December 29, 2003. Therefore, the undersigned respectfully submits that no fee is due for filing this IDS. Should any fees be due of which the undersigned is unaware, the Commissioner is hereby authorized to charge deposit account 23-0442 any fee deficiency required to submit this IDS.

A PTO-1449 with cited references is enclosed.

Respectfully submitted,

Date: 18 July 2005

Reg. No.: 41,266

Telephone No.: (203) 261-1234

Customer No.: 004955



**James A. Retter**

Ware, Fressola, Van Der Sluys &  
Adolphson LLP

Bradford Green, Building Five  
755 Main Street, P.O. Box 224  
Monroe, CT 06468

**FORM PTO-1449**  
**INFORMATION DISCLOSURE STATEMENT**

 ATTY DOCKET NO.  
 536.009.23

SERIAL NO. (PCT/EP03/14959)

To be assigned

**10/542938**

APPLICANT: Eckhard Grass et al.

 FILING DATE:  
 December 29, 2003

 ART UNIT:  
 To Be Assigned

**UNITED STATES PATENT DOCUMENTS**

EXAM. INITIAL	DOCUMENT NUMBER	DATE	INVENTOR/ASSIGNEE	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

**FOREIGN PATENT DOCUMENTS**

					SUBCLASS	TRANSLATION YES/NO

**OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)**

1	Tormod Njolstad et al., IEEE 2001, <i>A SOCKET INTERFACE FOR GALS USING LOCALLY DYNAMIC VOLTAGE SCALING FOR RATE-ADAPTIVE ENERGY SAVING</i> , Norwegian Univ. of Science and Technology (NTNU), Norway.
	Schengxian Zhuang et al., IEEE 2002, <i>Asynchronous Data Communication with Low Power for GALS Systems</i> , Electronics Systems, Dept. of Electrical Engineering, Linkoping, Sweden.
	Jens Mutersbach, <i>Globally-Asynchronous Locally-Synchronous Architecture for VLSI Systems</i> , (A dissertation submitted to the Swiss Federal Institute of Technology, Zurich, Diss. ETH No. 14155).
	Kenneth Y. Yun, <i>Pausible Clocking: A First Step Toward Heterogeneous Systems</i> , Dept. of Electrical and Computer Engineering University of California, San Diego.
	S.W. Moore et al., IEEE 2000, <i>Self Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems</i> , University of Cambridge, Cambridge, United Kingdom.
2	Jens Mutersbach et al., IEEE 2000, <i>Practical Design of Globally-Asynchronous Locally-Synchronous Systems</i> , Integrated Systems Laboratory, Swiss Federal Institute of Technology Zurich, Switzerland.
3	David S. Bormann, et al., IEEE 1997, <i>Asynchronous Wrapper for Heterogeneous Systems</i> , Department of Electrical and Electronics Engineering Imperial College of Science, Technology and Medicine, United Kingdom.

Examiner (To be assigned)

Date: